Other Avayanic Web Sites!

Super Stepper Architecture Stepper Controller (SS-ST68):
 

 

This is the smallest stepper controller for robotic applications you will find. The SS-ST68 will deliver up to 650 mA current to any bipolar stepper motor and control its speed as well as number of steps. Great for automation applications where space is a constraint.

The SS-ST68 works by receiving commands based on the Super Stepper architecture. These commands can be shared with up to 32 controllers per serial command link. So up to 32 steppers could be controlled with a single PC COMM port.

Instructions range from move indefinitely at an specified speed, move a certain number of steps at a certain speed, home the stepper motor, stop the stepper motor, etc. There are also instructions to read and write 64 bytes of RAM and 128 bytes of EEPROM. So in a sense the board can also work as a small memory module for robotic data collecting.

The SS-ST68 is based on the SS-PortaDualDC board. Hence it contains connectors for power and communications which can be linked to other units in a piggy back configuration making it easy for small robots such as Sumo Wrestlers.

  • Up to 650 mA per phase Current Control Driver (Bipolar Stepper)
  • Settings fully configurable both on RAM (for runtime) or EEPROM (for startup).
  • Current control ensures motor is not subjected to hazardous spikes.
  • Step Generator with thousands of different speed settings.
  • Commands to move the stepper clockwise or counterclockwise, move a number of steps, home the stepper and more, are available.
  • Programable Acceleration and Deceleration profiles available.
  • Up to 32 devices can be linked to single serial link.
  • Use of easy serial interface (PC with RS-232 driver) or any microcontroller UART)
  • Flash memory to configure system (takes care of initialization downloads at startup)
  • RAM memory for user data storage.
[Home] [Articles] [Products] [About Us]

Do not forget to tune into www.superstepper.com for more information on the superstepper architecture.